Lab 10 - Edge Sensitivity

In this lab, you’ve learned about edge sensitive circuits and explored some of the power therein.

# Rubric

|  |  |  |
| --- | --- | --- |
| **Item** | **Description** | **Value** |
| Summary Answers | Your writings about what you learned in this lab. | 25% |
| Question 1 | Your answers to the question | 25% |
| Question 2 | Your answers to the question | 25% |
| Question 3 | Your answers to the question | 25% |

# Lab Summary

We learned how to use behavioral verilog code to represent d, jk and t flip flops.

# Lab Questions

## 1 - What is different between edge and level sensitive circuits?

Edge circuits reacts to the changes in the signal whereas level circuits react to a signal being at either a high level or low level

## 2 - Why is it important to declare initial state?

Initial state allows the flip flop to begin in a defined state leading to predictable behavior and less bugs

## 3 - What do edge sensitive circuits let us build?

They allow us to build circuits that we have control over in terms of change in level.

# Code Submission

Upload a .zip of all your code or a public repository on GitHub.